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Abstract: This paper presents a low-power fully integrated quadrature signal generator for
system-on-chip (SoC) impedance spectroscopy applications. It has been designed in a 0.18 µm-1.8 V
CMOS technology as a self-contained oscillator, without the need for an external reference clock.
The frequency can be digitally tuned from 10 to 345 kHz with 12-bit accuracy and a relative mean
error below 1.7%, thus supporting a wide range of impedance sensing applications. The proposal is
experimentally validated in two impedance spectrometry examples, achieving good magnitude
and phase recovery results compared to the results obtained using a commercial LCR-meter.
Besides the wide frequency tuning range, the proposed programmable oscillator features a total
power consumption lower than 0.77 mW and an active area of 0.129 mm2, thus constituting a highly
suitable choice as stimulation module for instrument-on-a-chip devices.
Keywords: impedance spectroscopy; phase sensitive detection; programmable quadrature oscillator;
CMOS integrated circuits; low-power
1. Introduction
Recent advances in microsensing techniques are leading to a growing need for on-chip electronic
instrumentation, not only providing the required performances but also simultaneously complying
with the constraints of low power and compact size, to fully satisfy the emerging market demands
and potential applications of portable and wearable sensing devices. New transduction techniques in
micro-integrated sensors include resonant detection and complex impedance characterization, as in
surface acoustic wave sensors [1], gas sensors [2–5], laser interferometry [6], brain monitoring [7],
non-invasive light detection [8] or biological impedance measurement [9,10]. For these transducers,
a suitable interrogation approach, which presents advantages compared to other electronic readout
techniques due to its characteristics, is synchronous demodulation.
Synchronous demodulation [11,12] can be implemented in CMOS technology [13,14] using phase
sensitive detection (PSD) or quadrature modulators, which extract the signal amplitude and phase
information at a specific frequency fo while noise signals at other frequencies are rejected. Figure 1
illustrates the conceptual scheme of a dual PSD module. A device sensor is excited by an input signal
VS = AS sin(ωt), providing an output VZ = AZ sin(ωt + θ) that is next multiplied by two 90 degrees
shifted reference signals also with frequency fo. The resulting mixer outputs are finally low-pass
filtered, obtaining two DC values VX and VY, proportional to the processed signal:
VX ∝ f (AZ, θ) VY ∝ f ′(AZ, θ) (1)
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so that the magnitude and phase, or equivalently, the real and imaginary part of the sensor impedance
can be obtained.Sensors 2018, 18, x FOR PEER REVIEW  2 of 17 
 
 
Figure 1. Conceptual scheme of the phase sensitive detection (PSD) technique. 
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simulation results have been previously presented in [15]. To be self-contained, it is based on a 
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The proposed quadrature sinusoidal oscillator is based on an analog core implementation. It 
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digitally programmable blocks, so that can be easily adjusted according to the target application. The 
oscillator topology is shown in Figure 2. It is based on a single supply active-RC two integrator loop 
using three operational amplifiers (OpAmps) as active cells, two capacitors and six resistances: 
resistors 𝑅𝐴 , 𝑅𝐵  and 𝑅1  are passive, while 𝑅𝐸𝑄  are identical active resistors, respectively 
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Figure 1. Conceptual scheme of the phase sensitive detection (PSD) technique.
A cordingly, in dual S -based conditioning electronics, the sti ulation system requires the
generation of two 90 degr es shifted signals VS VC, s that one of the is also used as the sensor
excitation. Most of microelectronic implementations of synchronous demodulators integrate the
read-out circuit together with the transducer in the same chip, but leave the sti ulation system out
of the integrated circuit, using external signal generators, thus increasing size, o er consu ption
and complexity.
Therefore, a fully integrated PSD instrument will require the design of a self-contained suitable
integrated stimulation system. This ape presents the implementation and exp rimental results
of a versatile CMOS signal generation circuit suitable for portable PSD applications. Preliminary
simulation results have b en previously presented in [15]. To be self-contained, it is based on
a digitally progra mable analog quadrature sinusoidal oscillator. It generates two sinusoidal signals
in quadrature, whose frequency is digitally controlled by a 12-bit custo digital-to-analog (DAC)
architecture over a ide range up to hundreds of k z, covering ost typical i pedance sensor
operation. It has b en fabricated in a 0.18 µm-1.8 V C OS technology, featuring lo -power and
co pact size, to be suitable for applic tions in portable on-chip systems, and it ha been experimentally
charact rized as stimulation block in two impedance spectroscopy (IS) applications, from structural
characterization to bio-impedance measur me t.
The r is organized as follows. Section 2 describes the proposed stimulation system, explaining
its basic blocks nd its implementation. Section 3 summarizes the experimental results of the fabricated
prototype. Secti n 4 pr sents the exp rimental r sults for two IS applications. Finally, conclusio s are
drawn in Section 5.
2. Quadrature Osci lator
The proposed quadrature sinusoidal oscillator is based on an nalog core impl mentation.
It provides low-voltage low-power compatibility with a CMOS hardware efficient ar hitecture.
To achieve a precise trimming over a wide frequency range, this architecture incorporates custom
digita ly programmable blocks, so that can be easily adjusted according to the arget application.
The oscillator topology is shown in Figure 2. It is based o a single supply active-RC two integrator
loop using three oper tional amplifiers (OpAmps) as activ cells, two c pacitors and six resistances:
resistors RA, RB and R1 are p ssive, while REQ are identical active resistors, respectively conformed by
a passiv resistor R in series with a digital control cell b se on a current summing/ ivision network
(CS/DNs) [15].
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Figure 2. Proposed programmable quadrature oscillator topology. 
This oscillator generates a quadrature signal pair (𝑉𝑆, 𝑉𝐶) with a phase shift of 90° [15]. By direct 
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2
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2.1.1. Operational Amplifier 
A two-stage OpAmp (Figure 3) has been specifically designed to accomplish high gain, high 
unity gain frequency, and class AB output to enhance the driving capability with optimum power 
consumption. The input stage is a folded cascode operational transconductance amplifier (OTA), 
which develops high gain with a simple single-stage topology, thus being suitable for low-voltage 
operation. The output is a class AB push-pull buffer. This additional stage provides rail-to-rail 
operation, while adds extra gain to the OpAmp. Stability is guaranteed through classical 𝑅𝐶 − 𝐶𝐶  
Miller compensation. The main post-layout simulated performances for a 1.8 V-0.18 µm CMOS 
implementation are summarized in Figure 3. 
Figure 2. Proposed programmable quadrature oscillator topology.
This oscillator generates a quadrature signal pair (VS, VC) with a phase shift of 90◦ [15]. By direct
analysis of the first integrator loop, the relation between signals VS and VC is
VS = sCREQVC (2)
Analogously, analyzing the second integrator loop,
VC = VS
REQ
RARB
(RA − RB − sCRARB) (3)
Hence, from (2) and (3), the characteristic equation of the system is
(
ωCREQ
)2 − jωCREQ2 (RA − RB)RARB − 1 = 0 (4)
Thus, the oscillation condition is given by
−jωCREQ2 (RA − RB)RARB = 0⇒ RA = RB (5)
and the oscillation frequency fo is
(
ωCREQ
)2
= 1⇒ fo = ωo2pi =
1
2piCREQ
(6)
so that both characteristics are independently controllable. In practice, RA must be slightly higher than
RB to guarantee oscillation. Combining (2) and (6), it is straightforward that resistors REQ must vary
simultaneously to keep constant the output amplitude ratio for the two output quadrature signals
|AVC
AVS
| = 1
ωoCREQ
= 1 (7)
2.1. Active Cells Design
2.1.1. Operational Amplifier
A two-stage OpAmp (Figure 3) has been specifically designed to accomplish high gain, high
unity gain frequency, and class AB output to enhance the driving capability with optimum power
consumption. The input stage is a folded cascode operational transconductance amplifier (OTA),
which develops high gain with a simple single-stage topology, thus being suitable for low-voltage
operation. The output is a class AB push-pull buffer. This additional stage provides rail-to-rail
operation, while adds extra gain to the OpAmp. Stability is guaranteed through classical RC − CC
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Miller compensation. The main post-layout simulated performances for a 1.8 V-0.18 µm CMOS
implementation are summarized in Figure 3.Sensors 2018, 18, x FOR PEER REVIEW  4 of 17 
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It is basically a wide-swing class AB second generation current conveyor (CCII+) topology, where 
terminal X is the input CS/DN current terminal. The input common mode voltage 𝑉𝑋 = 𝑉𝑌 is fixed 
by setting terminal Y to 𝑉𝐷𝐷/2. 
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The Z output stage (𝐼𝑍 = 𝐼𝑋 ) is replicated to achieve 16 identical unity gain currents (15 Z 
branches and Z0 branch, Figure 5). So, Z is directly decoded to a binary representation by driving the 
gates of the corresponding cascode output transistors to attain currents ×1, ×2, ×4, ×8 with bits 𝐷8 to 
𝐷11, respectively. The Z0 unitary current is the input current of the 𝑙 = 8 least significant bit (LSB) 
segment: a MOS R/2-R ladder implemented with NMOS transistors of identical size. The last branch 
of the ladder is connected to the Dump node, and therefore there is no offset current for the zero 
digital input. Classical MOS ladders are the best solution in terms of size and power consumption for 
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simulated performances.
2.1.2. Current Summing/Division Network
The digitally programmable block is based on a current summing/division network (CS/DN)
approach [15], that digitally controls the current to be delivered to the virtual ground node of
single-OpAmp trans-impedance amplifiers, setting a linear programmable gain in the case of resistive
feedback, or a linear programmable time constant in the case of capacitive feedback. The CS/DN
scheme is shown in Figure 4.
A n = 12 bit resolution has been chosen to attain a good tradeoff between tuning range, resolution,
power and area consumption. The CSN provides the m = 4 most significant bits (MSB). It is basically
a wide-swing class AB second generation current conveyor (CCII+) topology, where terminal X is the
input CS/DN current terminal. The input common mode voltage VX = VY is fixed by setting terminal
Y to VDD/2.
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The Z output stage (𝐼𝑍 = 𝐼𝑋 ) is replicated to achieve 16 identical unity gain currents (15 Z 
branches and Z0 branch, Figure 5). So, Z is directly decoded to a binary representation by driving the 
gates of the corresponding cascode output transistors to attain currents ×1, ×2, ×4, ×8 with bits 𝐷8 to 
𝐷11, respectively. The Z0 unitary current is the input current of the 𝑙 = 8 least significant bit (LSB) 
segment: a MOS R/2-R la der implemented with NMOS transistors of identical size. The last branch 
of the la der is co nected to the Dump node, and therefore there is no offset current for the zero 
digital input. Classical MOS la ders are the best solution in terms of size and power consumption for 
i re 4. s ti t l
The Z output stage (IZ = IX) is replicated to achieve 16 identical unity gain currents (15 Z
branches and Z0 branch, Figure 5). So, Z is directly decoded to a binary representation by driving
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the gates of the corresponding cascode output transistors to attain currents ×1, ×2, ×4, ×8 with bits
D8 to D11, respectively. The Z0 unitary current is the input current of the l = 8 least significant bit
(LSB) segment: a MOS R/2-R ladder implemented with NMOS transistors of identical size. The last
branch of the ladder is connected to the Dump node, and therefore there is no offset current for the
zero digital input. Classical MOS ladders are the best solution in terms of size and power consumption
for resolutions up to 8 bit, which can be increased up to 10 bit with careful layout techniques at the
cost of area [16]. Hence, the resolution of each segment of the CS/DN was set to keep a good tradeoff
between circuit performance, complexity and power consumption.
Therefore, the full-scale current is
IFS = 2m·Iin = 24·Iin (8)
and the LSB current is
ILSB =
IFS
2n
=
IFS
212
=
Iin
2l
=
Iin
256
(9)
Thus, the total output analog current is given by
Iout = ILSB
n−1
∑
j=0
Dj2j =
Iin
256
11
∑
j=0
Dj2j =
Iin
256
D(12) (10)
where Dj are the coefficients of the 12-bit digital control word D(12) representing the input binary code.
Hence, a linear relationship is obtained between the digital programming word and the output current.
Note that the Dump node of the MOS ladder (Figure 4) must be connected to a virtual VDD/2
ground to preserve the output terminals symmetry, ensuring a right current division.
This 12 bit CS/DN structure has been implemented in a 1.8 V-0.18 µm CMOS process, with the
transistor sizes and parameter values indicated in Figure 4. It features as main post-layout
performances: 12-bit resolution with linearity errors below ±0.5 LSB, static power consumption
lower than 44 µW, an intrinsic bandwidth of 6 MHz and an active area of 0.0085 mm2.
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The cell behavior has been tested in a first order analog integrator (Figure 5a), using the p p
sho n in Figure 3 as active co ponent. hen this odule is connected in series ith a linear resistor
R as sho n in Figure 5a, the input current to the programmable module is Iin = Vin/R, generating
a current at the output given by (7) which is transferred to the integrator feedback i pedance (C ‖ RF).
The voltage transfer function for RF  R is
vout
vin
∼= D(12)
256sCR
=
1
sCREQ
(11)
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and the combined R-CS/DN module behaves as a programmable resistor, with an equivalent resistance
REQ =
256R
D(12)
(12)
Thus, the transfer function of an ideal integrator is recovered, but exhibiting a non-inverting
behavior due to the 180◦ phase shift introduced in the current follower (IX, IZ) of the CCII+ in the
CS/DN. The integrator characteristic frequency is given by
fo = fint =
D(12)
256·2piCR (13)
showing a linear relationship with the 12-bit digital control word. Theoretical frequency range
varies from fo,min = 0 to fo,max = 4095/(256·2piCR) ≈ 16/2piCR in steps of fo,step = 1/(256·2piCR).
Figure 5b shows the simulated integrator characteristic frequency over the whole digital range, setting
R = 250 kΩ, RF = 1 MΩ and C = 30 pF, to attain a theoretical frequency range from 0 to 339.5 kHz,
with a resolution of 82.9 Hz. Maximum relative error of the integrator characteristic frequency is
below 0.7%.
Therefore, in active-RC systems, with characteristic frequencies given by ~1/RC, this cell brings
out an accurate frequency trimming with linear dependence on the digital input code.
2.2. Quadrature Oscillator Design
To attain a fully integrated 1.8 V-0.18 µm CMOS stimulation system operating up to hundreds
of kHz, the passive components are set to the values shown in Table 1. Resistors are implemented
with a high resistive polysilicon (HRP) layer and capacitive elements are metal-insulator-metal (MIM)
capacitors. Floating diodes in the integrator loops are standard cells provided by the CMOS technology,
built in a P-well, each having W = L = 10 µm size. They are used to avoid saturation of the output
signal amplitudes [17].
Figure 6 shows a microphotograph of the fabricated prototype. Its silicon area is 0.129 mm2, of
which about 70% corresponds to the capacitors.
Table 1. Oscillator design parameters.
Parameter Value
C 30 pF
R1 50 kΩ
RA 80 kΩ
RB 75 kΩ
R 250 kΩ
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3. Experimental Performances
3.1. Test Setup
Figure 7 shows the block diagram of the experimental setup used to test the fabricated quadrature
oscillator. A Keysight E3611A power supply (Keysight Technologies, Santa Rosa, CA, USA) provides
the 1.8 V supply voltage required by the circuit. Frequency programming is provided by a NI USB-6009
Data Acquisition Card (National Instruments, Austin, TX, USA) that controls the 12-bit registers in
the device. A Keithley 2602A two-channel SourceMeter Unit (Keithley Instruments Inc., Cleveland,
OH, USA) sets both the Out and Dump node voltages to a virtual ground value (0.9 V), while the
oscillator dynamic characteristics are registered through a Tektronix 4104 Digital Phospor Oscilloscope
(Tektronix Inc., Cleveland, OH, USA). A Keysight 53132A Universal Counter (Keysight Technologies,
Santa Rosa, CA, USA) accurately measures the oscillation frequency. Characterization system is
controlled by a computer using Universal Serial Bus (USB) and General Purpose Interface Bus (GPIB)
communication standards. Figure 8 shows some photographs of the experimental measurement setup.
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#FFF, with a maximum relative error below 4% and absolute mean error lower than 1.7% (Figure 9b).
Frequency peak errors are due to activation/deactivation of the most significant bits (associated to the
CCII+) in the programmable cell, resulting in changes in the input/output impedance of the CS/DN
block. Figure 9c shows the phase error for the quadrature output signals, which remains lower than
2% with an absolute mean error below 0.84%.Sensors 2018, 18, x FOR PEER REVIEW  8 of 17 
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Co on ode voltage (Figure 10) re ains constant to VDD/2 (0.9 V) for the hole digital range
ith an error belo 0.4 , hile peak-to-peak voltage varies fro 1.32 to 1.52 V ith the digital
control code for signal VS and from 1.28 to 1.50 V for signal VC. Maximum difference between them is
0.027 V (~2% deviation). Due to the CS/DN architecture, the power consumption is code-dependent,
being always lower than 770 µW (Figure 11).
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Figure 12a shows an oscilloscope screenshot of the output quadrature signals for the digital word
#500, and Figure 12b shows its spectral analysis, using a Hanning window. These signals oscillate
at a frequency of 114.3 kHz, with a total harmonic distortion (THD) of −36 dB. Figure 12c shows
the THD value along the digital range. Finally, Table 2 summarizes the main performances of the
fabricated oscillator.
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Parameter Value
Frequency span 330 kHz
Resolution (Step) 12 bit (~84 Hz)
Total har i istortion <−36 dB
Peak-to-p ltage 1.32–1.52 V
Power consumption <0.77 mW
Active area 0.129 mm2
i i t value of the programmed frequency due to the ffects of the temperature in
the oscillator has been characterized using a thermal chamber Fitoterm 22E f ( r l
ea q arters, Sintra, Portugal) in the range from − ◦ . ill t r
s s a slope er or in the frequency program abil ty, lower than 12.9% from room temperature up to
120 ◦C and less than 8.7% for variations from room temperature down to −40 ◦C. Figure 13b s s
t fre e c r gra ability after t e sl e error has ee c rrecte . , t i l ti
error is reduced do n to 1.5 and absolute ean er or to below 0.71% (Figure 13c).
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Co paring these perfor ances ith other previous orks in the literature [18–20], only [18]
presents a monolithic CMOS digitally programmable quadrature oscillator, but its resolution is limited
to 6-bit, and the oscillation frequency (0.3 to 1.3 MHz) is nonlinear and inversely proportional to the
digital word. In [19], the programmability resolution is 12-bit and the control is linear for a frequency
range from 48 to 92 kHz, but it only integrates the active cell while the programmable ele ent is
implemented using external components, being non-compatible with low-voltage low-power operation.
In [20], the oscillation frequency (from 29 to 230 kHz) lies within our target frequency range, but with
non-linear analog control: the oscillation frequency is set by changing a transconductance parameter gm
from 14 to 2.8 mS, while relies on external integrating 1 nF capacitors not suitable for on-chip solutions.
Thus, to the best of the authors’ knowledge, this is the first fully integrated high resolution quadrature
Sensors 2018, 18, 1382 12 of 17
sinusoidal oscillator on the proposed frequency range with linear digital control compatible with the
two key requirements of portable systems: low-voltage low-power operation and reduced size.
4. Application to Impedance Characterization
The suitability of the proposed quadrature oscillator as signal source for an IS micro-instrument
is herein analyzed. For this, the selected test impedance configuration emulates the real impedance
configuration known as Randles cell [10]: the target impedance Z is connected to a standard setup
circuit consisting on an OpAmp, configured as an auto-balancing bridge with a feedback resistor
RF = 295 kΩ (Figure 14).
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For this circuit, when a sinusoidal signal VS = AS sin(ωt) excites the input of impedance Z,
the output signal is given by:
VZ = −RFZ VS = −
RF
|Z|AS sin(ωt + θ) (14)
In this way, it is possible to recover both magnitude and phase (related to the resistance and
reactance components of the complex impedance), by next applying a synchronous quadrature
demodulator using the signa s provided by the proposed microelectronic stimulation circuit (Figure 1).
The first test impedance components selected are (Figure 14) RS = 6.78 kΩ, RP = 1.974 MΩ,
and CP = 2 pF. Oscillator reliability was verified by com aring the obtained res lts to those achieved
using a commercial 33522A AWG arbitrary waveform generator (Keysight Technologies, Santa Rosa,
CA, USA) as signal source. Recovered impedance magnitude and phase are shown in Figure 15a,b.
Besides, the feasibility of applying this technique for impedance characterization was verified using
a GW-Instek 8101G LCR Meter (Good Will Instrument, Taipei, Taiwan). LCR measurement results
in impedance magnitude and phase recovery are also included in Figure 15a,b. Magnitude errors
are below 7% up to 330 kHz and phase errors are below 6% up to 340 kHz (Figure 15c). Absolute
mean errors using the presented oscillator compared to the LCR-meter measurements are 2.21% for
impedance magnitude and 1.17% for phase readout.
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Figure 15. Impedance m asurem nt applying input qu r t re signals generated by the fabricated
oscillator prototype (red), commercial waveform generator (blue) and co mercial 8101G LCR meter
(black): (a) Impedance magnitude recovery; (b) Impedance phase recovery; and (c) Recovery errors for
both magnitude and phase using the proposed integrated oscillator compared to the results applying
the commercial AWG and the values measured by the LCR-meter.
Next, the designed oscillat r has b en tested as a stimulation module in a biological impe ance
measurement system for protein detection. Complex impedance component values were selected
according to real measurements shown in the literature [10]: RS = 149.1 kΩ, RP = 431 kΩ,
RF = 429 kΩ, and CP = 57 pF. For a suitable comparison, oscillator amplitude has been limited
to 100 mV, considered as a typical input signal amplitude for this application. Figure 16 shows the
impedance magnitude and phase obtained using the integrated oscillator compared to the value
obtained using the commercial LCR-meter. Absolute recovery error of impedance magnitude always
remains below 5%, while phase recovery error is below 5% for a frequency range from 34 to 337 kHz
(90% of the oscillator total frequency range).
Sensors 2018, 18, x FOR PEER REVIEW  13 of 17 
 
 
(b) 
 
(c) 
Figure 15. Impedance measurement applying input quadrature signals generated by the fabricated 
oscillator prototype (red), commercial waveform generator (blue) and commercial 8101G LCR meter 
(black): (a) Impedance magnitude recovery; (b) Impedance phase recovery; and (c) Recovery errors 
for both magnitude and phase using the proposed integrated oscillator compared to the results 
applying the commercial AWG and the values measured by the LCR-meter. 
Next, the designed oscillator has been tested as a stimulation module in a biological impedance 
measurement system for protein detection. Complex impedance component values were selected 
according to real measurements shown in the literature [10]: 𝑅𝑆 = 149.1 kΩ , 𝑅𝑃 = 431 kΩ , 𝑅𝐹 =
429 kΩ, and 𝐶𝑃 = 57 pF. For a suitable comparison, oscillator amplitude has been limited to 100 mV, 
considered as a typical input signal amplitude for this application. Figure 16 shows the impedance 
magnitude and phase obtained using th  integrated oscillato  compared to the value obtained using 
the commercial LCR-meter. Absolut  r covery error of impedance magnitude always rema ns b lo  
5%, while phase recovery error is below 5% for a frequency range from 34 to 337 kHz (90% of the 
oscillator total frequency range). 
 
(a) 
Figure 16. Cont.
Sensors 2018, 18, 1382 14 of 17
Sensors 2018, 18, x FOR PEER REVIEW  14 of 17 
 
 
(b) 
 
(c) 
Figure 16. Comparison of the impedance values measured using the signals from the proposed 
quadrature oscillator prototype (red) and those obtained using the commercial 8101G LCR-meter 
(black) for impedance values measured in protein detection: (a) Recovered impedance magnitude; (b) 
Recovered impedance phase, and (c) Relative error of both magnitude and phase. 
These measurements have been done at fixed 100 mVpp excitation and nominal fixed 2 gain for 
the Randles cell at medium frequency range, but applied over the entire frequency range. However, 
it has to be noted that at the low frequency range impedance increases, reducing the system gain and 
thus the output signal, modifying the measurement conditions. On the contrary, at the high frequency 
range, impedance under test decreases, and therefore system gain must be reduced to keep the 
voltage measurement conditions almost constant. For an in-depth study of those effects, we have 
made new measurements with different gain conditions associated to the three frequency (low, 
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In this way, it is possible to perform a fast impedance coarse characterization at constant gain for the 
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(black) for impedance values measured in protein detection: (a) Recovered impedance magnitude;
(b) Recovered impedance phase, and (c) Relative error of both magnitude and phase.
These measurements have been done at fixed 100 mVpp excitation and nominal fixed 2 gain for
the Randles cell at medium fr quency ra ge, but ap lied over the ntire frequency range. However,
it has o be noted that at the low frequ ncy range impedance increases, reducing the system gain and
thus the output signal, mo ifying the mea urement conditions. On the contrary, at the high frequency
range, impedance under test decreases, and therefore system gain must be reduced to keep the voltage
measurement conditions almost constant. For an in-depth study of those effects, we have made new
measurements with different gain conditions associated to the three frequency (low, medium, high)
ranges: a gain of 4.5 in a 10 to 50 kHz span, a gain of 2 in a 50 to 250 kHz span, and a gain of 1.5 from
250 to 350 kHz. Figure 17 shows these measurements, displaying errors below 5%. In this way, it is
possible to perform a fast impedance coarse characterization at constant gain for the Randles cell, or an
accurate characterization using a configurable gain cell.
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Figure 17. Comparison f the impedance values using the signals from the roposed
quadrature oscillator prototype (red) and those obtained using the co mercial 8101G LCR-meter
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for the three frequency ranges: low (5–50 kHz), medium (50–250 kHz), and high (250–350 kHz).
(a) Recovered impedance magnitude; (b) Recovered impedance phase, and (c) Relative error of both
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5. Conclusions
A novel CMOS 1.8 V–0.18 µm digitally programmable analog quadrature oscillator has been
designed to be used as a stimulation system for phase sensitive detection signal recovery applications.
It has been fabricated and tested, showing a linear frequency control ranging from 10 to 345 kHz,
total power consumption lower than 0.77 mW, and active area of 0.129 mm2. Experimental tests show
good performance as a self-contained signal generator in general purpose impedance PSD-based
measurement applications, as proved by the comparison with the results achieved using a commercial
LCR-meter. By properly limiting the maximum signal amplitude, its suitability as actuator system
in biological impedance characterization has been also tested usi g an impedance protein model,
successfully recovering both module and p ase. Global haracteristics make this design a highly
suitable ch ice as a signal gener ion module for instrument-on-a- hip devices. To the best of the
authors’ knowledge, this is the unique self-contained quadrature stimulation system, low-voltage
low-power compatible and featuring such high frequency resolution over such a wide linear tuning
range. In addition, to further increase the frequency into the MHz range, the gain-bandwidth product
and bandwidth of the active elements (OpAmps and CS/CD network) should be increased at the cost
of jeopardizing power consumption, besides redesigning the nominal values of resistors and capacitors.
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